TinyTinyTPU: 2×2 systolic-array TPU-style matrix-multiply unit deployed on FPGA

Published 2 hours ago
Source: hnrss.org